The objective of this project was to start learning how to program FPGA's using Verilog HDL. I built the HW (using a spartan 3 development board) and wrote the verilog code to produce a very simple counter timer with start stop and reset buttons.